<u>Y. Shikunov,</u> Y. Stepchenkov, Y. Rogdestvenski, Y. Diachenko, D. Stepchenkov

> Institute of Informatics Problems, Federal Research Center "Computer Science and Control" of Russian Academy of Sciences

### Features of the Speed-Independent

- Flowchart of the Speed-Independent FMA
  - Ways for increasing FMA performance
  - **Pipelining multiplier**
  - Input and output FIFO implementation

circuits

## Speed-independe

• Advantages:

lack of hazards, self-testing, real performance, wide workability range.

Disadvantages :

design difficulty,

higher hardware costs,

increased number of signals

## Flow-chart of pre



## Flow-chart c



# Quaternary encoding

0	Bin Number redunda		ary Int code	Quaternary code			
		Α	В	ΑΡ	AM	<b>A0</b>	AON
	+1	1	0	1	0	0	1
	0	0	0	0	0	1	0
	-1	0	1	0	1	0	1
6	spacer	_	_	0	0	0	0
	6						



• 3:2 Compression



180 CMOS transistors; 2:1 Compression

Two Dual-Rails to Qua

#### $\{A,AB\} - \{B,BB\} = \{AP,AM,A0,A0N\}$



**48 CMOS transistors** 

## Dual-rail SI implementation of the Wallace trees 7 Stages



#### Quaternary SI implementation of the Wa



## Acceleration techniques

Forced transition of the Wallace tree adders into spacer phase.
Providing simultaneous switching Booth encoder together with some part of the Wallace tree layers into spacer phase and executing complete work cycle by remaining Wallace tree layers.

Dense FIFO: Control Ur



- Development of the SI circuits is always a compromise between their performance and complexity. The necessity of an indication of all cells in the designed SI circuit significantly affects this compromise
- Three-stage pipeline implementation of SI multiplier provides 3 Gflops performance of the SI FMA
- Single-stage multiplier release provides the best "performance/complexity" ratio and the highest energyefficiency
- Proposed few-stage SI FIFO on basis of SI dense shift register provides the best characteristics and higher energy-efficiency

**Director:** Academician Igor Sokolov Address: Institute of Informatics Problems, Federal Research Center "Computer Science and Control" of the Russian Academy of Sciences, 44 b.2 Vavilova str., Moscow, 119333 Phone: +7 (495) 137 34 94 Fax: +7 (495) 930 45 05 E-mail: isokolov@ipiran.ru

yishikunov@gmail.com

Speaker: Shikunov Yury