Self-timed multiplier for multiply-add unit

B. Stepanov, Y. Diachenko, Y. Rogdestvenski, D. Diachenko

Institute of Informatics Problems, Federal Research Center "Computer Science and Control" of Russian Academy of Sciences

Content

Self-timed (ST) multiplier ST coding for data signals **Circuitry of the ST multiplier** Wallace-tree for ST multiplier Layout Layout of the 1-bit ternary adder Layout of the multiplier

IPI RAS

Self-timed (ST) circuits

• Advantages: low power consumption, selftest, high performance.

 Disadvantages : design complexity, higher hardware costs, excessive number of signals in the circuits

Flow-chart of 53x53 multiplier



Comparison of coding methods



TABLE I. SYNCHRONOUS BINARY CODE

Coded state	Binary code		
	A	B	
+1	1	0	
0	0	0	
-1	0	1	
unused	1	1	

TABLE II.

ST TERNARY CODE

	Ternary code		
Coded state	Ap	Am	An
+1	1	0	0
0	0	0	1
-1	0	1	0
spacer	0	0	0

IPI RAS



Dual-rail ST adder (78 transistors) 3:2



7

Ternary ST adder (154 transistors) 2:1



Dual-rail ST implementation of the Wallace tree



9



Layout of the 1-bit ternary adder 2:1 and 4:1



Layout of the multiplier



Conclusions

- ST Multiplier has the evident advantages in comparison with synchronous analogs:
- Reducing number of stages of the Wallace tree
 - Wider workability range on supply voltage and temperature
 - Detect, and locate constant failures, allowing circuit self-repairing in real time
- Layout structure with a vertical propagation of signals simplifies signal routing in the circuit

Contacts

- Director: Academician Igor Sokolov
 - Address: Institute of Informatics Problems, Federal Research Center "Computer Science and Control" of the Russian Academy of Sciences, 44 b.2 Vavilova str., Moscow, 119333 Phone: +7 (495) 137 34 94
- Fax: +7 (495) 930 45 05
 E-mail: isokolov@ipiran.ru

Speaker: Stepanov Boris

GTX360@mail.ru

14

IPI RAS